

Contents lists available at ScienceDirect

Applied Surface Science



journal homepage: www.elsevier.com/locate/apsusc

Full Length Article

Dislocation nucleation triggered by thermal stress during Ge/Si wafer bonding process at low annealing temperature

Donglin Huang ^a, Ruoyun Ji ^a, Liqiang Yao ^a, Jinlong Jiao ^a, Xiaoqiang Chen ^a, Cheng Li ^a, Wei Huang ^a, Songyan Chen ^{a,*}, Shaoying Ke ^{b,*}

^a Department of Physics, OSED, Key Laboratory of Low Dimensional Condensed Matter Physics (Department of Education of Fujian Province), Jiujiang Research Institute, Xiamen University, Xiamen 361005, Fujian, People's Republic of China

^b College of Physics and Information Engineering, Minnan Normal University, Zhangzhou 363000, Fujian, People's Republic of China

ARTICLE INFO

Keywords: Germanium Silicon Wafer-bonding Dislocation

ABSTRACT

We report nucleation of dislocations in Ge of Ge/Si bonded pairs annealed at low annealing temperatures (\leq 400 °C). Two types of dislocation networks are revealed near Ge/Si bonded interface for the first time, including sparsely distributed dislocations (type-I) and criss-crossingly arranged ones (type-II). A thin amorphous Si (a-Si) intermediate layer is introduced at the Ge/Si bonded interface to eradicate the influence of the lattice misfit between Si and Ge, and the thermal stress is proved to be the driving force for nucleation of both types of dislocation. Impact of annealing temperature on dislocation nucleation is identified. It is observed that type-I dislocations constitute the majority of dislocations in Ge wafer of bonded pairs annealed at annealing temperature range 275–350 °C, and type-II ones start to prevail at annealing temperature range 350–400 °C. A kinetic model that accommodates the strain relaxation process and behavior of dislocation is constructed based on fundamental strain and dislocation theory. By fitting the experimental data, it is proposed that heterogeneous nucleation nucleation at low annealing temperature range, and multiplication mechanism activated by secondary nucleation sites, such as Frank-Read sources, incurs the booming of dislocation density (DD) at elevated temperatures. This finding may cast light on the nature of crystallinity degradation of Ge wafers integrated on Si substrate by a hybrid wafer bonding technology.

1. Introduction

Si based electro-photonic integrated circuits (Si-OEIC), featuring high data rates, low thermal dissipation, and immunity to parasitic effect, have been considered as one of the most promising candidates for next generation high-density integration techniques where data exchange rate exceeds 10 Gb/s. Germanium, possessing high carrier mobility, high absorption in near infrared communication band, and compatibility to the matured standard Si fabrication technology, has been aggressively researched for its potential application in photoelectric devices. Extensive efforts has been devoted to obtain effective Ge/Si heterogeneous integration which will enable efficient photo-electric conversion process in Si-OEIC network system [1,2]. However, due to 4.2% lattice misfit between Si and Ge, high quality hetero-epitaxy of Ge on Si-based substrate still remains difficult task. DD as high as 10^6 cm⁻² is demonstrated in Ge epitaxial layers obtained by traditional growth methods such as molecular beam epitaxy (MBE), chemical vapour deposition (CVD), and liquid phase epitaxy (LPE) [3].

Recently, wafer-bonding techniques such as hydrophobic bonding [4], hydrophilic bonding [5,6], and plasma-aided bonding [7,8] emerge as novel hybrid integration techniques which are designed to circumvent bottlenecks of epitaxy scheme by directly bonding two perfect crystalline wafers together. Assisted by Smart CutTM technology, Ge films have been transferred to Si-based substrate successfully with little voids and high bonding strength [9-11]. No dislocation is yet found, mostly during Transmission Electron Microscopy (TEM) examination, in Ge/Si hetero-structure materials fabricated by low temperature bonding (<400 °C). This leads the majority to believe that defect-free Ge film on Si-based substrate is successfully fabricated by bonding techniques [5,12-14]. However, paradoxically, photo-electronic devices based on bonded Ge/Si heterostructures generally own much higher leakage current density than those fabricated by bulk Ge. Further analysis shows

* Corresponding author at: Room 416, Physics and Mechanical & Electrical Building, Haiyun Campus, Xiamen University, Xiamen, China *E-mail addresses:* sychen@xmu.edu.cn (S. Chen), syke@mnnu.edu.cn (S. Ke).

https://doi.org/10.1016/j.apsusc.2021.150979

Received 31 May 2021; Received in revised form 4 August 2021; Accepted 14 August 2021 Available online 18 August 2021 0169-4332/© 2021 Elsevier B.V. All rights reserved. that leakage current of bonded Ge/Si photodiodes is mainly generated by trap-assisted generation recombination process. This suggests that a certain number of dislocations may be nucleated in transferred Ge while they were neglected by previous researches [11,15-17].

Several research groups have revealed dislocations in Ge/Si bonded pairs and speculate that thermal stress [18,19], lattice misfit [5,6], and grown-in dislocations [20] may be the driving force for dislocation nucleation. However, annealing process at temperature higher than 600 °C is mostly implemented in their research. Moreover, none of these groups has revealed any notable correlation of dislocations in Ge with these suspected initiators listed above, and no affirmative conclusion has been reached. Up till now, mechanism concerning how the quality of Ge degrades during the bonding process still remains neglected and unclear.

In this paper, crystallinity degradation of Ge wafer of Ge/Si bonded pairs annealed at low annealing temperature is reported. Two kinds of dislocation networks are revealed. To eradicate the influence of stress induced by lattice misfit, the Ge and Si wafers are bonded with the aid of a sputtered a-Si intermediate layer. The influence of thermal stress on strain relaxation and behavior of dislocations in Ge/Si bonded pairs annealed at low annealing temperatures (<400 °C) is identified. A theoretical kinetic model related to strain relaxation process and dislocation nucleation in Ge/Si bonded pairs is proposed.

2. Experimental details

(001)-oriented Si substrates (2 × 2 cm, ~5 Ω cm, 500 µm) were chosen as handle wafer and cleaned with standard RCA and HF treatment. Double-side polished Ge (2 × 2 cm, 380 µm) wafers were chosen as donor wafer and cleaned with diluted HCl and HF treatment. After Si and Ge wafers were loaded into vacuum chamber, a thin a-Si film was deposited by magnetron sputtering at a background pressure of 7 × 10⁻⁵ Pa at room temperature. Then, the Ge and Si wafers were immersed into the diluted aqueous ammonia (1 mL NH₄OH : 10 mL H₂O) for 30 s before they were pre-bonded. Finally, the Ge/Si bonded pairs were annealed in the furnace to enhance bonding strength.

Ge/Si bonded interface was identified by TEM. Voids were examined by the C-mode scanning acoustic microscope (CSAM) with a frequency of 250 MHz. The AGS-X 5KN electronic universal testing machine was used to measure the bonding strength. Surface morphology of Ge surface was examined by atomic force microscope (AFM). Etch pits of dislocation were developed by Iodine etching solution (100 mL CH₃COOH : 40 mL HNO₃ : 10 mL HF : 30 mg I₂), and DD was checked by optical microscope and AFM.

3. Results and discussion

Fig. 1 illustrates the schematic diagram of the fabrication process of Ge/Si bonded pairs. The a-Si film was sputtered at room temperature to avoid any damages caused by thermal shock on Ge and Si wafers. Hydrophilicity of a-Si surface can be largely enhanced after the dip in diluted aqueous ammonia [21]. Cooling and heating rate during the annealing process was fixed at 0.5 °C min⁻¹ to avoid possible

temperature inhomogeneity of bonded pairs.

As shown in Fig. 2(a), the root mean square (RMS) roughness of a-Si surface is 0.21 nm, indicating that the surface of the sputtered a-Si film is flat enough to facilitate the bonding procedure. Ge/Si bonded pairs with intermediate a-Si layer of different thickness were fabricated. As shown in Fig. 2(b)-(e), distribution of bubbles at the interface of samples annealed at 400 °C for 5 h was examined by CSAM. One can see that when the thickness of sputtered a-Si film is <5 nm, bubbles incurred by gaseous byproduct are formed and trapped at the interface. Fortunately, as the thickness of a-Si increases, bubble density gradually decreases. And the bubbles can be totally eliminated when the sputtered a-Si thickness reaches 5 nm. This may be ascribed to the fact that the sputtered a-Si is loose and porous, and the gaseous byproduct can be absorbed by a-Si intermediate layer. Fig. 2(f) shows the high-resolution TEM (HR-TEM) image of the bonded interface of the sample with 5 nm sputtered a-Si after being annealed at 400 °C for 20 h. One can see that the a-Si intermediate layer is uniformly sandwiched between Ge and Si. The sharp lattice fringes of {111} planes of both Ge and Si wafers are clearly observed, demonstrating the perfect alignment of lattice orientation of two wafers during bonding process. The inset in Fig. 2(f) shows the Fast Fourier Transform (FFT) analysis of the HR-TEM image. It can be readily verified that the intermediate Si layer shows stable amorphous phase at temperature as high as 400 °C, indicating that lattice of



Fig. 2. (a) AFM image of sputtered a-Si film. (b)-(e) shows the CSAM images of bubble distribution at interface of Ge/Si bonded pairs with sputtered a-Si film of different thickness. The black part denotes the bonded areas and white part the voids. (f) HR-TEM image of Ge/Si bonded interface. Inset shows the FFT analysis of HR-TEM image. (g) Bonding strength of Ge/Si bonded pairs. Inset shows the fracture surface after the pull test.



Fig. 1. Schematic diagram of Ge/Si wafer bonding process assisted by a-Si intermediate layer.

Ge and Si could be successfully separated during annealing duration. Tensile strength applied on the bonded pairs as a function of time during the pull test was shown in Fig. 2(g). It can be observed that bonding strength as high as 6 MPa is identified. The inset shows the fracture surface after pull test. It can be seen that the Ge/Si bonded pair split at Ge side, indicating a bonding strength higher than the fracture strength of bulk Ge.

The Ge/Si bonded pairs annealed at 325°C for 5 h were immersed in Iodine etchant to develop etch pits on Ge surface. Calibrated etch rate of Ge in Iodine etchant is 20 nm/s. By varying the etch time, DD at different depth from the Ge surface can be obtained. Fig. 3(a)-(f) illustrate the evolution process of etch pit morphology. One can see that the etch pits are revealed when etch time exceed 100 min. Moreover, two types of dislocation networks are demonstrated as etch time increases. Only randomly-distributed type-I dislocations with round etch pits can be observed when etch time is less than 180 min. Criss-crossingly arranged type-II dislocations with fin-shaped etch pit, emerge when etch time is more than 240 min. Besides, type-II dislocations are lined transversally and longitudinally along the (110) direction on (001) Ge surface. It can be seen that when the etch-front approaches the Ge/Si bonded interface, type-II dislocation become more and more popular. Fig. 3(f) shows the morphology of Ge surface after being etched for 300 min. One can see that partial Ge is completely removed, and the Si wafer is exposed to the air. Note that part of etch pits are also transferred onto Si surface by the masking effect induced by Ge. Magnified view of two different etch pits is presented in Fig. 3(g). Two types of etch pits can be readily discerned. The asymmetrical shape of etch pits indicates that dislocation line of type-I I is inclined to Ge (001) surface, while type-I dislocations with round pits should own nearly vertical dislocation line. The DD as a function of the etch depth is plotted in Fig. 3(h). It can be seen that etch pits start to form at a distance of 300 µm from Ge/Si interface, indicating that the dislocation line expands from the bonded interface to nearly whole Ge wafer. The DD increases first and then stabilize as the etchfront approaches the Ge/Si interface.

The dislocation network presented above implies that the quality of Ge wafer deteriorates when bonded to Si. Due to the fact that the Ge and Si lattices are separated by a-Si, it is reasonable to deduce that the thermal stress caused by the difference of coefficient of thermal expansion (CTE) between Si and Ge materials is the driving force that triggers nucleation and expansion of dislocations in Ge wafer. In order to further investigate the influence of thermal stress on the behavior of dislocations, etch pits on Ge surface of Ge/Si bonded pairs annealed at different temperatures for 5 h were studied. Moreover, Ge/Ge bonded pairs with the Si handle wafer substituted by Ge wafer (450 μ m) were fabricated in the same process flow for comparison. The compliant Ge handle wafer would abate the thermal stress in the bonded pairs. In addition, before annealing, all the Ge donor wafers are thinned to ~ 25 μ m after the pairs were pre-bonded to prevent them from cracking and splitting at elevated annealing temperatures.

Fig. 4(a)-(d) illustrate the AFM images of Ge surface of Ge/Si bonded pairs which are annealed in temperature range 325–400 °C. As shown in Fig. 4(a), surface of Ge remains flat when annealing temperature is lower than 350 °C. Fig. 4(b)-(d) show that surface flatness of Ge gradually deteriorates as the annealing temperature increases. It can be seen that crosshatch patterns aligned along $\langle 110 \rangle$ direction start to prevail on Ge surface, indicating consistent slipping process of $\{111\}$ planes in Ge [22-24]. As the Ge and Si wafers are separated by the a-Si intermediate layer, internal stress induced by the lattice misfit is eradicated. Hence, we propose that the thermal stress is the key force driving the slipping of $\{111\}$ planes in Ge. This can be further supported by the fact that none crosshatch pattern was found on Ge donor wafer surface of Ge/Ge bonded pairs at whole annealing temperature regime.

Fig. 5 shows the etch pits on Ge of Ge/Si bonded pairs annealed at temperature range of 275–400 °C. The insets in Fig. 5(e)-(f) are AFM images of the local etch pits of samples annealed at 375 °C, and 400 °C. As shown in Fig. 5(a)-(d), type-I dislocations constitute the majority of



Fig. 3. Etch pits on Ge of samples that are etched for (a) 60 min, (b) 100 min, (c) 140 min, (d) 180 min, (e) 240 min, and (f) 300 min. (g) Magnified image of two kinds of etch pit networks. (h) DD versus etch depth.



Fig. 4. Surface morphology of Ge of Ge/Si bonded pairs annealed at (a) 325 °C, (b) 350 °C, (c) 375 °C, and (d) 400 °C.



Fig. 5. Etch pits on Ge of Ge/Si bonded pairs annealed at (a) 275 °C, (b) 300 °C, (c) 325 °C, (d) 350 °C, (e) 375 °C and (f) 400 °C. Insets in (e)-(f) represent the AFM image of etch pits over a scope of $10 \times 10 \mu$ m.

dislocations at relatively low annealing temperature range 275–350 °C. Type-II ones start to form at 325 °C and become more and more popular as annealing temperature increases. When annealing temperature is higher than 350 °C, type-II dislocations are observed in the whole detected scope. Statistically, total DD increases from 3×10^3 cm⁻² to 2×10^7 cm⁻² when the annealing temperature increases from 275 °C to 400 °C. By contrast, no etch pits is observed on Ge surface of Ge/Ge bonded pairs in the whole annealing temperature range, indicating that it is the thermal stress that evokes the nucleation of dislocation.

Strain distribution in Ge/Si bonded pairs annealed at different temperatures was calculated by finite element method (FEM). Key calculation parameters are tabulated in Table 1. Fig. 6 shows in-plane component of elastic strain in the proximity of Ge/Si bonded interface during constant temperature period of the annealing process. One can see that magnitude of elastic strain in both the Ge and Si reaches the maximum at the bonded interface. The Si wafers are subjected to very slight tensile strain, while Ge wafers are compressively strained to a certain extent. Absolute value of strain in Ge surpass that in Si by one order of magnitude, indicating that the thermal stress exerts little influence on the Si wafer, while the Ge wafer is deformed more seriously. As shown in the inset of Fig. 6, the average compressive strain in Ge is positively correlated with annealing temperature and peaks at $\sim 0.11\%$

Table 1				
Key parameters used to resolve the elastic strain	distribution i	n Ge/Si b	onded j	pairs.

	CTE (C ⁻¹)	Young's modulus (GPa)	Poison's Ratio
Ge	$\alpha_{Ge} = 6.05 \times 10^{-6} + 3.6 \times 10^{-9} - 0.35 \times 10^{-12} T^{2} [26]$	130	0.27
Si	$\alpha_{Si} = \left(\left\{1 - exp[-5.88 \times 10^{-3}(T + 149.15)]\right\}\right) \times 3.725 + 5.548 \times 10^{-4}T\right) \times 10^{-6} [26]$	103	0.28
a-Si	3 × 10 ⁻⁶ [27]	87 [28]	0.31 [28]



Fig. 6. Distribution of in-plane strain near Ge/Si bonded interface. Inset shows average compressive strain in Ge versus annealing temperature.

when the bonded pair is annealed at 400 °C.

Nucleation of dislocations in Ge/Si bonded pairs under relatively low annealing temperatures (\leq 400 °C) has not been researched before, and it is out of expectation that extensive dislocations as dense as 2×10^7 cm⁻² are nucleated in Ge. It is opposite to the commonly accepted opinion that a stress comparable to around 1/30 of Ge's shear modulus is needed to trigger the nucleation of dislocation [25].

Massive researches concerning mechanism of strain relaxation and dislocation nucleation in diamond semiconductor have been conducted, and various models have been proposed such as mechanical equilibrium model by Matthews [29], direct nucleation model by People and Bean [30], and half loop nucleation model by Maree [31]. However, those models mainly concentrate on the stress induced by lattice misfit, and it is deemed that thermal stress is so trifling compared to the 4.2% misfit in lattice that it can be neglected when $\Delta T < 1000$ °C. Furthermore, it is stressed that for Ge film under low strain ($<2 \times 10^{-3}$) nucleation of dislocation is suppressed by mobility effects. That is quite different from the phenomenon reported in this work. Dodson-Tsao further demonstrated that strain relaxation in strained Ge film on Si was determined by excess stress instead of the lattice mismatch [32,33]. Dodson-Tsao's theory correlates strain relaxation and behavior of dislocation with strain status of Ge film for the first time. However, their model predicts that a far more large strain value (above 0.5%) than the scope explored in this work is needed to trigger the relief of excess stress in bonded Ge/ Si pairs. Moreover, interaction of dislocation and influence of the thermal stress are both ignored in their model.

To clarify the mechanism of dislocation nucleation in Ge, analysis based on the fundamental theories relating to dislocation behavior and strain relaxation in diamond semiconductor is conducted as follows. As the actual dislocation structures might be extremely complex and interactions between them sophisticated, our model mainly concentrated on the most common and widely debated $60^{\circ} 1/2 \langle 101 \rangle$ mixed type in diamond semiconductor for simplicity.

Firstly, based on energy equilibrium theory, by calculating the variation of system free energy caused by dislocation nucleation and strain relief, DD in Ge under an equilibrium state can be estimated on condition that reduction of free energy reaches its maximum [34]:

$$\frac{\partial U_{total}}{\partial N} = \frac{\partial (U_{strain} + U_{dis})}{\partial N} = 0$$
(1)

where *N* is value of DD, U_{total} is total energy, U_{strain} is the strain energy, and U_{dis} is energy of dislocation network. As shown in Fig. 7(a), this model predicts an equilibrium DD exceeding 10^9 cm^{-2} which is larger than our experimental data by 2–4 orders of magnitude. This indicates that a kinetic mechanism, in which the nucleation of dislocation is hindered by an activation barrier, may be dominant for the strain relaxation process in Ge/Si bonded pairs. Considering the case of homogenous nucleation, variation of free energy of a single dislocation can be expressed as

$$\Delta E = E_{\sigma} - E_{dis} \tag{2}$$

where E_{dis} is energy of a dislocation loop, and E_{σ} is strain energy relaxed by the dislocation loop. [35,36] The activation barrier equals maximum of ΔE during the expanding process of dislocation loop. Fig. 7 (b) shows ΔE versus the radius of dislocation loop. One can see that extremely high activation energies up to thousands of eV are extracted for dislocation nucleation in Ge wafer of samples annealed at temperatures lower than 400 °C, implying that the homogeneous nucleation process of dislocation loops in Ge/Si bonded pairs is impossible.

Based on the analysis above, we propose that heterogeneous nucleation may be the principal mechanism of dislocation nucleation in the Ge/Si bonded pairs. It is considered that traps and damages caused by the a-Si sputtering, surface modification, and annealing may act as the initial nucleation site of dislocations. These nucleation sites will greatly lower the activation energy for dislocation nucleation which can be triggered by the thermal stress during the annealing process. Two kinds of nucleation models are presented here to clarify the structures of dislocations obtained at different annealing temperature regimes. At low temperature regime, Ge is lightly compressed as shown in Fig. 8(a) and Fig. 8(c). With the formation of Si-O-Si covalent bond, Ge and Si surfaces are towed closely, and local height fluctuations on both sides are deformed to fit each other tightly. Imperfections in surface flatness will make the thermal stress distribute unevenly in Ge [37]. On the other hand, it has been suggested that pretreatment will result in an inhomogeneous bonded interface [38,39], and it is highly possible that sudden change in thermal stress will occur at borders of areas with different bonding status. We speculate that local maximums in thermal stress caused by both those two reasons spur the dislocation nucleation



Fig. 7. (a) Energy density of Ge versus DD. (b) Variation of free energy versus radius of dislocation loop during homogeneous nucleation process.



Fig. 8. Formation mechanism of (a) type- I and (b) type- II dislocations. Dashed lines show how etch pits are formed. Etch pits of (c) type- I and (d) type- II dislocations obtained in experiment.

at the vicinity of nucleation sites in Ge. As the surface fluctuations and areas with different bonding status are often randomly distributed, dislocations formed in this case are rambling as shown in Fig. 5(a)-(c). As shown in Fig. 8(b) and Fig. 8(d), at elevated annealing temperatures, Ge wafer is seriously compressed, and the propagation of dislocation becomes faster and easier. Secondary nucleation sites, such as Frank-Read sources, are created by the interaction of moving dislocations, facilitating the multiplication and pile-up of dislocation segment on {111} slip planes [40]. Extensive gliding and shuffling process of dislocations along the slip planes enable the dislocation loops to expand to Ge surface, giving rise to surface steps and crosshatch patterns as shown in Fig. 4. Etch pits formed in this case is criss-crossingly sequenced because the intersection lines of {111} slip planes and (001) Ge surface are longitudinally and transversally criss-crossed (Fig. 8(b)-(d)).

To quantitatively illustrate strain relaxation process and behavior of dislocation in Ge donor wafer, a kinetic calculation model is constructed based on theory of Dodson [33], Houghton [41], and Alexander [42]. Different from previous studies, the excess stress is correlated with the thermal strain instead of the lattice misfit. Moreover, strain relaxation process in Ge will be resolved in this our model where nucleation, glide, multiplication, and interaction of dislocations in bonded pairs are incorporated.

In strained diamond-phase structures, especially Ge with moderate critical resolved shear stress (CRSS), plastic deformation [43] will occur as a response to high excess stress τ_{ex} which can be given by

$$\tau_{\rm ex} = \tau_{\rm r} - \tau_{\rm l} - \tau_{\rm interal} \tag{3}$$

where τ_r is the resolved shear stress, τ_l is line tension of extending dislocations, and $\tau_{interal}$ is internal stress of dislocation network. τ_r and τ_l

are derived from Matthews and Blakeslee's model and can be given by [29]

$$\tau_{\rm r} = 2Gcos\phi cos\lambda \frac{(1+\nu)}{(1-\nu)}\varepsilon\tag{4}$$

$$\tau_{1} = \frac{Gbcos\phi}{4H\pi(1-\nu)} \left(1 - \nu cos^{2}\theta\right) ln \frac{\beta H}{b}$$
(5)

where G is the shear modulus of Ge, *b* is amplitude of burgers vector, ϕ is the angle between glide plane and bonded interface normal, λ is the angle between *b* and direction in the interface which is normal to dislocation line, ν is the Poisson ratio, θ is the angle between burgers vector and dislocation line, β is the factor describing energy of a dislocation core, ε is in-plane strain, and *H* is the thickness of Ge. $\tau_{interal}$ can be derived by the Taylor relation [42,44] :

$$\tau_{interal} = \frac{Gb}{2\pi(1-\nu)}\sqrt{N}$$
(6)

The strain rate can be given by

$$\frac{d\varepsilon}{dt} = VNbcos\lambda + (\alpha_{Si} - \alpha_{Ge})\dot{T}$$
(7)

The first term represents the strain relaxation caused by dislocation motion where V denotes the dislocation propagation velocity [45]. The second term denotes the thermal strain rate where α_{Si} and α_{Ge} denote the CTE of Si and Ge respectively, and \dot{T} denotes the temperature rate. Relationship between the dislocation velocity V and τ_{ex} can be given by an Arrhenius model:

$$V = V_0 \tau_{ex}^m exp\left(\frac{-Q_v}{kT}\right) \tag{8}$$

where V_0 and m are material constants related to Ge, and Q_v is activation energy for dislocation glide [46,47]. Dislocation nucleation rate is given by

$$\frac{dN}{dt} = BN_0 \left(\frac{\tau_{ex}}{G}\right)^n exp\left(\frac{-Q_{nu}}{kT}\right) + NV\delta$$
(9)

where N_0 is the density of "initial nucleation sites", Q_{nu} is the activation energy, and B is a material constant. The first term in Eq. (9) represents the nucleation rate, and the second term denotes the multiplication rate [42]. It has to be stressed that specific notion of "initial nucleation sites" density N_0 still remains unclear in previous literatures. Impurity atoms, surface imperfections, and oxide are all conjectured to have an influence on N_0 . It is introduced here to act as a parameter that characterizes the integrated influence of surface fluctuations and pretreatment on initial nucleation of dislocation. The multiplication coefficient δ can be given by [42,48,50]

$$\delta = \frac{8\pi(1-v)}{L} (\frac{\tau_{ex}}{G})^p \tag{10}$$

where L is length of an active Frank-Read multiplication source that can be obtained by solving the equation:

$$b\tau_{ex} = \frac{Gb^2}{4\pi r(1-\nu)} \left\{ \left[1 - \frac{\nu}{2} \left(3 - 4\cos^2\theta \right) \right] ln \frac{L}{\rho} - 1 + \frac{\nu}{2} \right\}$$
(11)

under the equilibrium condition [36,49]

$$r = \frac{L}{2} \tag{12}$$

In Eqs. (11) and (12), r is radius of curvature of a bowing-out loop in Frank-Read multiplication process. Note that, strain relaxation and dislocation nucleation process can be clarified by solving Eqs. (3)-(12) using a time-domain differential method. Key parameters used during the calculation process are tabulated in Table 2.

During the calculation process, the heating and cooling rate are fixed to 0.5 °C min⁻¹ which is in accordance with our experiment. As shown in Fig. 9(a), DD in Ge wafer of Ge/Si bonded pair is plotted as a function of annealing temperature. The calculated DD fits the experimental data well when N_0 equals 1×10^5 cm⁻². One can see that DD depends strongly on N_0 at low temperature range. This can be attributed to the sluggish motion of dislocations and inhibited interaction among them at low temperature. However, at elevated temperatures, DD overlaps at 1×10^7 cm⁻² irrespective of N_0 because multiplication process triggered by Frank-Read sources is dominant for dislocation nucleation process. That is consistent with the conclusion reached by Alexander [42] and D. Dew.Huges [50]. The DD predicted by energy equilibrium theory is also plotted in Fig. 9(a) for comparison. The results diverge from the experimental data in the whole temperature range.

Evolution with time of DD at different annealing temperature is

 Table 2

 Key parameters used in kinetic strain relaxation model in this work.

	Value	Reference
θ(°)	60	60° 1/2 $\langle 110\rangle$ mixed type
φ(°)	35.2	{111} planes as slip plane of dislocation.
λ(°)	60	
β	4	[31]
$V_0(m^2N^{-1}s)$	$3 imes 10^{-4}$	[47,24]
т	1	[51]
$Q_{\nu}(\mathrm{eV})$	1.6	[43,47,52]
$Q_{nu}(eV)$	2	[53]
n	2.5	[41,54]
$B(s^{-1})$	10^{18}	

plotted in Fig. 9(b). It can be observed that in the whole annealing temperature regime, DD increases rapidly at first and then saturates with reduced nucleation rate. Majority dislocations are nucleated during the constant temperature period of annealing. Nucleation rate increases as temperature goes up, and a rapid growth of DD can be observed at annealing temperatures of 375 °C and 400 °C. Fig. 9(c) shows the evolution with time of strain. Significant acceleration of strain relaxation can be seen in bonded pairs annealed at 375 °C and 400 °C. This is due to the simultaneous booming of dislocation which will notably relieve the thermal strain in Ge. Solid lines in Fig. 9(d) show DD in Ge as a function of prolonged annealing duration at 300 °C and 400 °C. It can be observed that as annealing duration increases, DD saturates rapidly at 400 °C, while increasing moderately at 300 °C. Satisfactory agreement is obtained between the theoretical predictions and experimental data, verifying the accuracy of our model.

It is evident that lowering the annealing temperature is an efficient way to suppress the dislocation nucleation in Ge/Si bonded pairs, and an optimized surface pretreatment is expected to further reduce the nucleation sites at bonded interface. However, low temperature annealing will result in a weakened bonding strength and degraded thermal stability of the bonded pairs. That will readily cause the exfoliation of Ge in subsequent device fabrication process such as the dopant activation, ultrasonic cleaning and the plasma-enhanced chemical vapour deposition (PECVD). Hence, it is suggested that mediating the thermal stress at the Ge/Si bonded interface may offer more efficient solutions, such as patterned interface (usually with high height/width ratio), to lower the DD in Ge [18]. By this way the thermal stress in Ge film may be locally lowered through strain compensation induced by the microstructures at bonded interface. Moreover, according to Eqs. (3)-(5), it is deduced that the excess stress can be reduced by thinning the Ge film thickness at a given strain amplitude. The areal strain density can be lowered simultaneously in thinned Ge film [31]. To transfer ultra-thin Ge film onto Si substrate may serve as another approach to lower the nucleation probability and propagation velocity of dislocation in Ge during the bonding process.

4. Conclusions

Strain relaxation and behavior of dislocation in Ge/Si bonded pair is investigated. Two types of dislocation network are revealed in Ge donor wafer at different annealing temperature regimes. A thin a-Si intermediate layer is introduced to eradicate the influence of misfit in lattice. The thermal stress is proved to be the driving force for dislocation nucleation. A kinetic model clarifying strain relaxation and dislocation nucleation process in Ge/Si bonded pairs is constructed. By fitting the experimental data, it is proposed that heterogeneous nucleation triggered by unevenly distributed thermal stress is dominant for the dislocation nucleation process at low annealing temperature range, and the DD primarily multiplied through Frank-Read sources at elevated annealing temperatures.

CRediT authorship contribution statement

Donglin Huang: Conceptualization, Methodology, Data curation, Validation, Investigation, Software, Writing – original draft, Writing – review & editing. **Ruoyun Ji:** Validation, Investigation, Formal analysis. **Liqiang Yao:** Investigation, Formal analysis. **Jinlong Jiao:** Formal analysis. **Xiaoqiang Chen:** Formal analysis. **Cheng Li:** Resources, Formal analysis. **Wei Huang:** Resources, Formal analysis. **Songyan Chen:** Supervision, Conceptualization, Writing – review & editing, Funding acquisition. **Shaoying Ke:** Formal analysis, Writing – review & editing, Funding acquisition.

Declaration of Competing Interest

The authors declare that they have no known competing financial



Fig. 9. (a) For different value of N_0 , DD in Ge predicted by our model (solid lines) and that obtained in experiments (open squares) versus annealing temperature. DD predicted by energy equilibrium theory is plotted by dashed line. Evolution with time of (b) DD and (c) in-plane strain in Ge during annealing process. (d) DD predicted by our model (solid lines) and obtained in experiments (open squares) versus prolonged annealing duration at 300 °C, and 400 °C.

interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant No. 61974122, No. 62004087), Natural Science Foundation of Fujian Province (No. 2020 J01815), Natural Science Foundation of Zhangzhou (No. ZZ2020J32), and Natural Science Foundation of Jiangxi Province (20192ACBL20048).

References

- [1] T.Y. Liow, K.W. Ang, Q. Fang, M.B. Yu, F.F. Ren, S.Y. Zhu, J. Zhang, J.W. Ng, J. F. Song, Y.Z. Xiong, G.Q. Lo, D.L. Kwong, Silicon photonics technologies for monolithic electronic-photonic integrated circuit applications, Opt. InfoBase Conf. Pap. (2011) 569–572.
- [2] J. Michel, J. Liu, L.C. Kimerling, High-performance Ge-on-Si photodetectors. Nature photonics 4 (8) (2010) 527–534.
- [3] J. Wang, S. Lee, Ge photodetectors for Si based optoelectronic integration, Sensors 11 (1) (2011) 696–718.
- [4] W.T. Chen, C.K. Tseng, K.H. Chen, H.D. Liu, Y. Kang, N. Na, M.C. Lee, Self-aligned microbonded germanium metal-semiconductor-metal photodetectors butt-coupled to Si waveguides, IEEE J. Sel. Top. Quantum Electron. 20 (6) (2014) 17–21.
- [5] H. Kanbe, M. Hirose, T. Ito, M. Taniwaki, Crystallographic properties of Ge/Si heterojunctions fabricated by wet wafer bonding, J. Electron. Mater. 39 (8) (2010) 1248–1255.
- [6] H. Kanbe, M. Miyaji, M. Hirose, N. Nitta, M. Taniwaki, Analysis of a wafer bonded Ge/Si heterojunction by transmission electron microscopy, Appl. Phys. Lett. 91 (14) (2007), 142119.
- [7] N. Razek, V. Dragoi, A. Jung, H. von Känel, Si-Ge Heterostructures Fabricated by Room Temperature Wafer Bonding, ECS Trans. 86 (5) (2018) 191–197.
- [8] K.Y. Byun, P. Fleming, N. Bennett, F. Gity, P. McNally, M. Morris, I. Ferain, C. Colinge, Comprehensive investigation of Ge-Si bonded interfaces using oxygen radical activation, J. Appl. Phys. 109 (12) (2011), 123529.

- [9] C.Y. Yu, C.Y. Lee, C.H. Lin, C.W. Liu, Low-temperature fabrication and characterization of Ge-on-insulator structures, Appl. Phys. Lett. 89 (10) (2006), 101913.
- [10] G. Taraschi, A.J. Pitera, E.A. Fitzgerald, Strained Si, SiGe, and Ge on-insulator review of wafer bonding fabrication techniques, Solid-State Electron. 48 (8) (2004) 1297–1305.
- [11] H. Kanbe, M. Miyaji, T. Ito, Ge/Si heterojunction photodiodes fabricated by low temperature wafer bonding, Appl. Phys Express 1 (7) (2008), 072301.
- [12] K.Y. Byun, C. Colinge, Overview of low temperature hydrophilic Ge to Si direct bonding for heterogeneous integration, Microelectron. Reliab. 52 (2) (2012) 325–330.
- [13] K.Y. Byun, I. Ferain, P. Fleming, M. Morris, M. Goorsky, C. Colinge, Low temperature germanium to silicon direct wafer bonding using free radical exposure, Appl. Phys. Lett. 96 (10) (2010), 102110.
- [14] C. Deguet, L. Sanchez, T. Akatsu, F. Allibert, J. Dechamp, F. Madeira, F. Mazen, A. Tauzin, C. Richtarch, D. Mercier, T. Signamarcheix, F. Letertre, B. Depuydt, N. Kernevez, Fabrication and characterisation of 200mm germanium-on-insulator (GeOI) substrates made from bulk germanium, Electron. Lett. 42 (7) (2006) 1.
- [15] F. Gity, A. Daly, B. Snyder, F.H. Peters, J. Hayes, C. Colinge, B. Corbett, Ge/Si heterojunction photodiodes fabricated by low temperature wafer bonding, Opt. Express 21 (14) (2013) 17309–17314.
- [16] F. Gity, K. Yeol Byun, K.H. Lee, K. Cherkaoui, J.M. Hayes, A.P. Morrison, B. Corbett, Characterization of germanium/silicon p–n junction fabricated by low temperature direct wafer bonding and layer exfoliation, Appl. Phys. Lett. 100 (9) (2012), 092102.
- [17] S. Ke, Y. Ye, J. Wu, D. Liang, B. Cheng, Z. Li, S. Chen, Low-Temperature Fabrication of Wafer-Bonded Ge/Si pin Photodiodes by Layer Exfoliation and Nanosecond-Pulse Laser Annealing, IEEE Trans. Electron Devices 66 (3) (2019) 1353–1360.
- [18] T.S. Argunova, M.Y. Gutkin, L.S. Kostina, I.V. Grekhov, E.I. Belyakova, J.H. Je, Crack-free interface in wafer-bonded Ge/Si by patterned grooves, Scr. Mater. 62 (6) (2010) 407–410.
- [19] C.J. Tracy, P. Fejes, N.D. Theodore, P. Maniar, E. Johnson, A.J. Lamm, P. Ong, Germanium-on-insulator substrates by wafer bonding, J. Electron. Mater. 33 (8) (2004) 886–892.
- [20] M.A. Shaheen, B. Jin, R.S. Chau, Thermally stable crystalline defect-free germanium bonded to silicon and silicon dioxide, U.S. Patent No. 6645831.
- [21] D. Mao, S. Ke, S. Lai, Y. Ruan, D. Huang, S. Lin, W. Huang, Innovative Ge–SiO₂ bonding based on an intermediate ultra-thin silicon layer, J. Mater. Sci. Materials in Electronics 28 (14) (2017) 10262–10269.

D. Huang et al.

Applied Surface Science 568 (2021) 150979

- [22] Y.B. Bolkhovityanov, A.S. Deryabin, A.K. Gutakovskii, M.A. Revenko, L.V. Sokolov, Strain relaxation of GeSi/Si (001) heterostructures grown by low-temperature molecular-beam epitaxy, J. Appl. Phys. 96 (12) (2004) 7665–7674.
- [23] M.A. Lutz, R.M. Feenstra, F.K. LeGoues, P.M. Mooney, J.O. Chu, Influence of misfit dislocations on the surface morphology of Si_{1-x}Ge_x films, Appl. Phys. Lett. 66 (6) (1995) 724–726.
- [24] R. Hull, J.C. Bean, F. Ross, D. Bahnck, L.J. Pencolas, The Roles of Stress, Geometry and Orientation on Misfit Dislocations Kinetics and Energetics in Epitaxial Strained Layers, MRS Online Proceedings Library 239 (1) (1991) 379–394.
- [25] N. Bennett, I.P. Ferain, P. McNally, S. Holl, C. Colinge, Strain Characterization of Directly Bonded Germanium-to-Silicon Substrates, ECS Trans. 50 (7) (2013) 77.
- [26] D.D. Cannon, J. Liu, Y. Ishikawa, K. Wada, D.T. Danielson, S. Jongthammanurak, L. C. Kimerling, Tensile strained epitaxial Ge films on Si (100) substrates with potential application in L-band telecommunications, Appl. Phys. Lett. 84 (6) (2004) 906–908.
- [27] K. Takimoto, A. Fukuta, Y. Yamamoto, N. Yoshida, T. Itoh, S. Nonomura, Linear thermal expansion coefficients of amorphous and microcrystalline silicon films, J. Non-Cryst. Solids 299 (2002) 314–317.
- [28] V.I. Ivashchenko, P.E.A. Turchi, V.I. Shevchenko, Simulations of the mechanical properties of crystalline, nanocrystalline, and amorphous SiC and Si, Physical Review B 75 (8) (2007), 085209.
- [29] J.W. Matthews, Defects associated with the accommodation of misfit between crystals, Journal of Vacuum Science and Technology 12 (1) (1975) 126–133.
- [30] R. People, J.C. Bean, Calculation of critical layer thickness versus lattice mismatch for Ge_xSi_{1-x}/Si strained-layer heterostructures, Appl. Phys. Lett. 47 (1985) 322–324.
- [31] P.M.J. Marée, J.C. Barbour, J.F. Van der Veen, K.L. Kavanagh, C.W.T. Bulle-Lieuwma, M.P.A. Viegers, Generation of misfit dislocations in semiconductors, J. Appl. Phys. 62 (11) (1987) 4413–4420.
- [32] J.Y. Tsao, B.W. Dodson, S.T. Picraux, D.M. Cornelison, Critical stresses for Si_xGe_{1-x} strained-layer plasticity, Phys. Rev. Lett. 59 (21) (1987) 2455.
- [33] B.W. Dodson, J.Y. Tsao, Relaxation of strained-layer semiconductor structures via plastic flow, Appl. Phys. Lett. 51 (17) (1987) 1325–1327.
- [34] J.H. van der Merwe, W.A. Jesser, The prediction and confirmation of critical epitaxial parameters, J. Appl. Phys. 64 (10) (1988) 4968–4974.
- [35] D.J. Bacon, A.G. Crocker, The elastic energies of symmetrical dislocation loops, Phil. Mag. 12 (115) (1965) 195–198.
- [36] J.P. Hirth, J. Lothe, T. Mura, Theory of dislocations, J. Appl. Mech. 50 (2) (1983) 476.
- [37] W.P. Maszara, B.L. Jiang, A. Yamada, G.A. Rozgonyi, H. Baumgart, A.J.R. De Kock, Role of surface morphology in wafer bonding, J. Appl. Phys. 69 (1) (1991) 257–260.

- [38] S.H. Christiansen, R. Singh, U. Gosele, Wafer direct bonding From advanced substrate engineering to future applications in micro/nanoelectronics, Proc. IEEE 94 (12) (2006) 2060–2106.
- [39] J. Bagdahn, D. Katzer, M. Petzold, M. Wiemer, The influence of sharp notches on the strength of directly bonded components, in: Proc, 4th Int., Symp. on Semiconductor Wafer Bonding (Paris, France), 1998, pp. 285–290.
- [40] V.I. Vdovin, Misfit dislocations in epitaxial heterostructures Mechanisms of generation and multiplication, physica status solidi (a) 171 (1) (1999) 239–250.
- [41] D.C. Houghton, Strain relaxation kinetics in Si_{1-x}Ge_x/Si heterostructures, J. Appl. Phys. 70 (4) (1991) 2136–2151.
- [42] H. Alexander, P. Haasen, Dislocations and plastic flow in the diamond structure, in: Solid state physics, Vol. 22, Academic Press, 1969, pp. 27–158.
- [43] H. Siethoff, K. AhlbornSiethoff, W. Schröter, New analysis of the yield point of germanium. physica status solidi (a) 174 (1) (1999) 205–212.
- [44] T. Kruml, C. Dupas, J.L. Martin, A critical assessment of dislocation multiplication laws in germanium, Acta Mater. 54 (18) (2006) 4721–4729.
- [45] D. Hull, D.J. Bacon. Introduction to dislocations, Butterworth Heinemann, 2001.
 [46] J.R. Patel, L.R. Testardi, P.E. Freeland, Electronic effects on dislocation velocities in heavily doped silicon, Phys. Rev. B 13 (8) (1976) 3548.
- [47] A.R. Chaudhuri, J.R. Patel, L.G. Rubin, Velocities and densities of dislocations in germanium and other semiconductor crystals, J. Appl. Phys. 33 (9) (1962) 2736–2746.
- [48] E. Peissker, P. Haasen, H. Alexander, Anisotropic plastic deformation of indium antimonide, Phil. Mag. 7 (80) (1962) 1279–1303.
- [49] M.A. Capano, Multiplication of dislocations in si_{1-x} ge_x layers on si (001), Phys. Rev. B: Condens. Matter 45 (20) (1992).
- [50] D. Dew-Hughes, Dislocations and plastic flow in germanium, IBM J. Res. Dev. 5 (4) (1961) 279–286.
- [51] M. Imai, K. Sumino, In situ X-ray topographic study of the dislocation mobility in high-purity and impurity-doped silicon crystals, Philos. Mag. A 47 (4) (1983) 599–621.
- [52] C.W. Leitz, M.T. Currie, A.Y. Kim, J. Lai, E. Robbins, E.A. Fitzgerald, M.T. Bulsara, Dislocation glide and blocking kinetics in compositionally graded SiGe/Si, J. Appl. Phys. 90 (6) (2001) 2730–2736.
- [53] D.D. Perovic, D.C. Houghton, Spontaneous nucleation of misfit dislocations in strained epitaxial layers, physica status solidi (a) 138 (2) (1993) 425–430.
- [54] S. Wickenhäuser, L. Vescan, K. Schmidt, H. Lüth, Determination of the activation energy for the heterogeneous nucleation of misfit dislocations in Si_{1-x}Ge_x/Si deposited by selective epitaxy, Appl. Phys. Lett. 70 (3) (1997) 324–326.